




POWER FROM MII
+5V IN
+3.3V OUT
POWER
+3.3V IN
+1.8V OUT

Davicom Semiconductor Inc.		
Title PHY Demo Board (PCB_Overview)		
Size A4	Document Number 01TOP	Rev 1.1
Date:	Monday, March 26, 2012	Sheet 1 of 3

RMII SIGNAL GROUP

RMII_REF_CLK << RXC2

TXD2_1 >> RMII_TXD1
TXD2_0 >> RMII_TXD0
TXE2 >> RMII_TXEN

RMII_RXD1 >> RXD2_1
RMII_RXD0 >> RXD2_0
RMII_CRD_DV >> CRS2
RMII_RXER >> RXER2

R35	R68	PHY ID
X	X	0
X	V	1
V	X	2
V	V	3

PULL DOWN ONLY
FOR DEBUGGING
PURPOSE

OUTPUT 50MHZ CLOCK

50MHZ CLOCK OUTPUT FROM PIN 22 TXCLK,
WHEN TXCLK PULL-UP IS USED

CRS2 = RXDV

AUTO-MDIX
0 = ENABLE
1 = DISABLE

Power 5V TO 3.3V

ADJUSTABLE LDO CALCULATION
Vout = Vref x (1 + RA2 / RA1)
Vref = 1.25 V
For fixed Vout LDO, RA1 = open,
RA2 = 0 ohm

DGND COMBINE
WITH AGND, NO
GND PLANE
SEPARATION

power on reset
(select one to use)

MAGCOM HS-9016
DELTA LFE8563-DC
DELTA LFE8563T-DC

T1

ETHERNET XFMR

DAVICOM SEMICONDUCTOR INC.

Title	PHY Demo Board		
Size	A3	Document Number	02PHY-RMII-50MHZ OUTPUT
Date:	Monday, March 26, 2012	Sheet	2 of 3
Rev	1.1		

VER	DATE	ENGINEER	NOTE
1.0	12/12/2007	WILLIE NIOU	INITAL CIRCUIT CREATION
1.1	4/12/2010	WILLIE NIOU	BUG FIX AND ENHANCEMENTS: 1. CON2 GND CONNECT TO BOARD GND 2. LED LAYOUT LIBRARY NOT SAME AS ACUTAL COMPONENT USED. NEED TO CHANGE DIRECTION 180 DEGREES 3. C42 NEED TO CONNECT PIN 2 AND 3 TOGETHER 4. AGND AND DGND CONNECTED 5. ADD SPEED LED CONTROL CIRCUIT, DUE TO DM9161B DESIGN 6. ADD EXTERNAL 1.8V LDO FOR INPUT TO CENTER TAP OF TRANSFORMER TO REDUCE HEAT DISSIPATION BY CHIP
	2011/7/5	ALLIANG	1: ADD Fiber Module and termination circuit 2: CN2 MII Connector change to 16*2 Pinch 2.54mm 3: Change LED Anode & Cathode 4: Add R63,R80 For TXCLK and RXCLK wire link

Davicom Semiconductor Inc.		
Title PHY Demo Board (History)		
Size A4	Document Number HISTORY	Rev 1.1
Date: Monday, March 26, 2012		Sheet 3 of 3